Timing Analysis of Generic Multipliers

Anju Rajput

¹(ECE Department, Arya Institute of Engineering & Technology, India) Corresponding Author: Anju Rajput

Abstract: Multiplications are very expensive process and slow the overall operation. The performance of many computational problems is often dominated by the speed at which a multiplication operation can be executed. A multiplier is one of the key hardware blocks in most digital signal processing (DSP) systems. In DSP applications, multiplier plays a vital role include digital filtering, digital communication and spectral analysis.(Ayman.A et al (2001)). The aim of this paper is to present analysis of generic multipliers on the basis of timing performance. The generic architecture of all the four multipliers i.e. array, column bypass, wallace tree and booth multiplier has been analysed. Analysis of these multipliers tells that Wallace tree occupy more area but also faster than the other. The simulation and synthesis have been carried out on ISE design suite-14.9. By using this analysis different multipliers can be used for different applications in which timing performance is constraint.

Keywords: Array Multiplier, Booth Multiplier, Column Multiplier, Wallace Tree Multiplier

Date of Submission: 15-02-2018

Date of acceptance: 01-03-2018

I. Introduction

For the fabrication of DSP system and high performance systems, low power consumption and small area are most important design criteria. For any multiplier optimizing the speed and area of multiplier is an important design issue. Multipliers are the basic element in the Microprocessors and DSPs. Multipliers are the major source of power dissipation. Power consumption of multipliers can be reduce at various levels of design hierarchy.Using different algorithm, power consumption can be reduced. Multiplication is a process of adding an integer to itself a specified number of times. Multiplicand is added to itself a number of times as specified by Multiplier to form the result that we called product. Area and speed are important design criteria. By analysing these constraints multiplier which suits best can be used.[13]The purpose of this paper is to present analysis of four different multipliers i.e. array, column bypass, wallace tree and booth multipliers, on the basis of area and timing performance. Analysis of these multipliers tells that Wallace tree occupy more area but also faster than the other. The growing market for fast floating-point co-processors, digital signal processing chips, and graphics processors has created a demand for high-speed, area-efficient multipliers. Computational performance of a DSP system is limited by its multiplication performance[10]. Multipliers are the main power eating elements of DSP and communication systems. Therefore high speed & low power multiplier is much desired[7]. The three important considerations for VLSI design are Power, area and delay. There are many proposed logics of low power dissipation and high speed, each logic style has its own advantages in terms of speed and power.

II. Multipliers

1). Array Multiplier: It is based on shift and add algorithm. It is used for small circuits. It requires less hardware but takes more time. Each digit of multiplier is multiplied with the multiplicand. We write the result which is called the partial products. Then we take the second digit of the multiplier and multiply with the same multiplicand, write it down from the first partial product, but we do the shifting. We will continue to do that until we exhaust all the digit of the multiplier. Finally we add the whole thing, to get the fellow product. This algorithm is known as shift/add algorithm, because we have to add it after shifting.



Fig.1 Basic idea of Array Multiplier [1]

All the partial products are added to get the fellow product, but before adding we have to do shifting of the partial product to one bit position in left as shown in **fig.1** [1]. The idea of basic array multiplier is shown below which will give the partial products on each multiplication and results will be shown as $P_0 P_1 P_2 P_3 P_4 P_5 P_6 \& P_7$.

2). Column Bypass Multiplier: Column Bypassing in case of multiplier means turning off some columns in the multiplier array in case when certain multiplicand bits are zero. In this technique, during working, the operations in a column can be disabled if the corresponding bit in the multiplicand is 0, to save the power. The modified cell of adder circuit is shown in fig.2 below.



Fig.2 Modified cell of Adder circuit

In **fig.2**, there are two tristate buffers, a and b are the inputs, S(pre) is the previous sum and Cin is the previous carry. When a=0, multiplexers' select line is 0, then b will not get propagated and S (pre) will be the output. When a=1, select line is 1 then a, b and S(pre) will get added by the adder and Sout is the output[2].

3). Booth Multiplier: To enhance the addition among the partial products, requirement of fast adder architectures are required. The Modified- Booth algorithm is mostly used for high speed multiplier circuits. By decreasing the number of generated partial products, we can improve the multiplier performance. For the signednumbers multiplication booth is a powerful algorithm.[8].

Multiplicand Multiplier	A= B=	0 0 0 0 (0 0) (0 0)	
Partial Products Bits		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	B1B0)2 A40 (B3B2)2 A41
Product	P=	000000000	

Fig.3 Booth Multiplication

It treats both signed and unsigned numbers. Booth algorithm is a technique which will reduce number of multiplicand multiples. The booth multiplication is shown in **fig 3** [2] in which A_x is multiplicand and B_x is multiplier, P_x is the product of booth multiplication.

4). Wallace Tree Multiplier: For fast multiplication of two numbers, Wallace tree multiplier is used. It is faster than simple array multiplier [11]. It has logarithmic height. But Wallace tree has irregular wiring. Due to this reason, it is often avoided by designer .Wallace tree use log-depth tree network for reduction [6].



Fig.4 Wallace Tree

This multiplier is not used for low power applications, because excess wiring consumes extra power. But it is faster as it uses carry save adder. It is high speed multiplier. Basic idea of Wallace tree is shown below in **fig.4** [7] in which adders are shown which will help in implementation of Wallace tree.

III. Timing Report of Different Multipliers

1.Timing Report of 4-bit Array Multiplier:

Timing Summary: Speed Grade: -4 Maximum combinational path delay: 17.681ns Timing Detail: All values displayed in nanoseconds (ns) Timing constraint: Default path analysis Total number of paths / destination ports: 330 / 8

F	File Edit View	Simulation Windo	w Layout Help		
) 🆻 🖥 👹 🕷	🗅 🗋 🗙 🚷	n 🛛 🕅 🕅	1 🛛 🔁	= 🗆 🖻 🎤
9	Name	Value	0 us	1 us	2.000001 us 2 us
9	▶ <mark>````````````````````````````````````</mark>	1010			10
)	 Image: b[3:0] Image: b	0101 00110010		01	01
	▶ 💑 pp[0:4]	[1010,0000,10	(0000,0000,00)	[1010,0000,10	10,0000,UUUU]
2	▶ 🔩 pc[0:4]	[0000,0000,00	[0000,UUUU,UU	[0000,U000,U0	10,U000,0000]
5	pss[0:4]	[1010,0101,10	([UUUU,UUUU,UU)	[1010,0101,10	00,0110,0110]
,	li <mark>e</mark> n	100		100	

Fig.5Simulation Result of 4-bit Array Multiplier

E	20 30	- 300 f		
			BCD.	
	-	-	- BODE	300
	-	-	-	
	.	in second second		
			ŝ	

Fig.6 RTL of 4-bit Array Multiplier

Total

17.681ns (9.771ns logic, 7.910ns route) (55.3% logic, 44.7% route)

2).Timing Report of 8-bit Array Multiplier:

Timing Summary:Speed Grade: -4

Maximum combinational path delay: 32.001ns Timing Detail: Total number of paths / destination ports: 20382 / 16 Delay: 32.001ns (Levels of Logic = 16)

a .	
Source:	a < 0 > (PAD)
Destination:	PRODUCT<15> (PAD)
	Gate Net
Cell:in->out	fanout Delay Delay Logical Name (Net Name)

Total 32.001ns (14.179ns logic, 17.822ns route)

) 🌶 🖬 🕹 🛛 🕹 🗛 🕼	l 🔊 ભ M 😹 J	10 🗟 🗄	□ 🗢 🖉 K	1 1 1 1 1 1	• 🗟 🛨 🛨
Name	Value	0 ns	500 ns	1,000 ns	1,500 ns
▶ 🍯 a(7:0)	11001111		uw	1100	0111
▶ 🍯 b[7:0]	11100011		uw	1110	0011
product[15:0]	1011011110001101		uuuu	10110111	10001101
▶ 🎇 pp[0:8]	[11001111,11001113	[[11001111,110011	1,00000000,000
🕨 🙀 pc(0.8)	[00000000,01000111	[00000000,0000	,	00000000,010001	1,U 1000 100,U00
🕨 👹 pss(0:8)	[11001111,10101000	[[11001111,101010	0,00010011,010
1 <mark>8</mark> n	1000		10	00	

Fig.7 Simulation of 8-bit Array Multiplier



Fig.8 RTL of 8-bit Array Multiplier

3).Timing Report of 4-bit Booth Multiplier:

Timing Summary:

Speed Grade: -4

Minimum input arrival time before clock: 6.270ns Maximum output required time after clock: 10.493ns

Maximum combinational path delay: No path found





Fig.9 Simulation Result of 4-bit Booth Multiplier



Fig.10 RTL of 4-bit Booth Multiplier

4). Timing Report of 8-bit Booth Multiplier:

Timing Summary:Timing Summary: Speed Grade: -4 Minimum input arrival time before clock: 8.409ns

Maximum output required time after clock: 15.611ns Timing Detail:

Total

15.611ns (11.314ns logic, 4.297ns route) (72.5% logic, 27.5% route)

💫	Msgs		
/booth_multiplier/X	8ĥ12	8h12	
	8h13	8h13	
	17h00156	17h00156	
/booth_multiplier/PAIR	{3h0} {3h2} {3h	{3h0} {3h2} {3h1} {3h6}	
	{3h0} {3h1} {3h	{3h0} {3h1} {3h1} {3h7}	
/booth_multiplier/PP	{11h000} {11h0	{11h000} {11h000} {11h000} {11h000}	
/booth_multiplier/TP	{11h000} {11h0	{11h000} {11h012} {11h012} {11h7EE}	
	{11h000} {11h0	{11h000} {11h012} {11h012} {11h7EE}	
🖬 📣 /booth_multiplier/TP	{11h000} {11h0	{11h000} {11h012} {11h012} {11h7EE}	
	(17h1FFEE) {17	{17h1FFEE} {17h00048} {17h00120} {17h0	(00000
/booth_multiplier/R	1		

Fig.11 Simulation Result of 8-bit Booth Multiplier



Fig.12 RTL of 8-bit Booth Multiplier

5).Timing Report of 4-bit Column Bypass Multiplier:Timing Summary: Speed Grade: -4 Maximum combinational path delay: 15.853ns Timing Detail:

	⊇ X (9 10 04 M 38 I	10 3800 M	2 1 7 8 1 3 2 2
Name	. Value	0 ns 500 ns	1,000 ns (1,500 ns
▶ 🖬 i84	1111	uu	101
▶ 📑 b(3:0]	1011		1001
► 🖬 x7.4	10000111	(mum	10000111
▶ 📢 dt:4	(0007,0007,1007,00	(humana humana)	[0000,0000]1000,0113]
▶ 👹 t.p[150]	[11,11,11,11,10,10	(0.00.00.00.00.00.00.00.00.00.00.00.00.0	1 11, 11, 11, 11, 10, 10, 10, 10, 10, 10
pltsd.	11110000000011111	i uuuuuuuu	1111000000000 111
▶ 📢 strat	[1110,1100,0111]	(),	(1110,1100,0101)
12 =	214		\$

Fig.13 Simulation of 4-bit Column Bypass Multiplier



Fig.14 RTL of 4-bit Column Bypass Multiplier

Total 15.853ns (9.220ns logic, 6.633ns route) (58.2% logic, 41.8% route)

6). Timing Report of 8-bit Column Bypass Multiplier:

Timing Summary:

Speed Grade: -4 Maximum combinational path delay: 29.452ns Timing Detail:

Fit Eft Ves Smulter	Window Leyout Help						
06X 086		10 3850	12 11	813	te tre		110 y 🔄 🛙
1							
Nane	Value	a a a a a a a a a a a a a a a a a a a	1.000 m	Line,	L©n	Lille,	LEE .
26x 🗗 🕇	21100011	addadt			01100010		
► 10 1011	BUTTE MET	annan -			1110011		
► Ng (124	plained plained unit						
► ¥ 0.5	5200001107, 200000	henne manage.	(100010,1000	10.000000.00	10000, T000100.	10000100.10000	0.1000.00.0
billet 🖉 4	100, 11, 15, 00, 11, 00	hann an	0000000		ALALALALALALALA	ennhau	
▶ Waltel	000000000000000000000000000000000000000	manana	100000000000	10100010100	011010001000	_000000000000	
30 9 4	11100101011,0001100	tunne annu .	1100101.000	1000.0000 (FF, 1			ANAXS I DR.
-	1000			***			

Fig.15 Simulation Result of 8-bit Column Bypass



Fig.16 RTL of 8-bit Column Bypass

Total 29.452ns (13.628ns logic, 15.824ns route) (46.3% logic, 53.7% route)

7). Timing Report of 4-bit Wallace Tree Multiplier:

Timing Summary:

Speed Grade: -4

Minimum period: 4.150ns (Maximum Frequency: 240.964MHz)

Minimum input arrival time before clock: 2.831ns

Maximum output required time after clock: 7.165ns

Total 7.165ns (6.364ns logic, 0.801ns route) (88.8% logic, 11.2% route)



Fig.17 Simulation Result of 4-bit Wallace Tree

1.0	Ċ,			C C	
62	01		- 10-	00	
 100	102	0	-	0	
0	-	0	-02	0	-
-	-	0	0	0	-
0		0	0	•	
-		-			0
	-	0		0	0
		322.			0
	0	0			and the second second

Fig.18 RTL of 4-bit Wallace Tree

8). Timing Report of 8-bit Wallace Tree Multiplier:

Timing Summary:

Speed Grade: -4

Minimum period: 5.947ns (Maximum Frequency: 168.152MHz) Minimum input arrival time before clock: 2.997ns Maximum output required time after clock: 7.169ns

a ildite - Utiduli	·	<u>.</u>		_	_		_			_	_	_			
\$ -	Naga														
🛃 įvalace_nultia	5d18	X						13							
e 🤙 (ivalace_mult)	8619	X						19							
🌢 įvalace_nutick	1														
📲 🍐 /walace_multiprod	166342	X						X)					ж	
Ivalace_nut,P	(ShOC) (ShOC) {	(ship) (ship)	(3110) (10) 5	w) (m	o) (sho)	(inu)	(3100) (NC) (1	0) (M	((STOC)	(110)	A13 (8)	<u>0}</u>	
Ivalace_mult/W	{(ShOC) {ShOC) {	((5100) (5100	(sha)	5100 (100) (61	0) (*10) (ShX	(SN	((Sh)	((Sh)	(6N)	(in)	(610)	5100) (S	₩}{
🖬 🎸 (valace_mult)add_a	16h0016	1510000						151000					51015		
🖬 🖓 (valace_mult)add_b	16h0140	15h000						151000					5104		
🖬 🎝 (valace_mult)add	16h0156	15h000						15h000					1510155		
🔶 (valace_mut)c_in	0														
🖬 🎸 /valace_mult/p_out	16h0156	15h000						15h000	1510000					1510155	
🍐 (valace multireset	0														

Fig.19 Simulation Result of 8-bit Wallace Tree



Fig.20 RTL of 8- bit Wallace Tree

Total :7.165ns (6.364ns logic, 0.801ns route) (88.8% logic, 11.2% route)

IV. Timing Analysis

1). Timing Analysis of 4-bits & 8-bits Multipliers:

Table 1.1 Timing Analysis of 4-bit & 8-bitMultipliers								
Mulitpliers	4-Bits Multipliers Timing 8-Bits Mulitpl							
Array Multiplier	17.681ns	32.001ns						
Booth Multiplier	10.493ns	15.611ns						
Column Bypass Multiplier	15.853ns	29.452ns						
Wallace Tree Multiplier	7.165ns	7.169ns						

The Table 1.1 shows the comparative analysis of different Mulitpliers.

V. Conclusion

From this analysis table 1.1, it can be easily inferred that, array multiplier has 17.681 ns path delay which is more than column bypass multiplier. Booth multiplier has more output time than the Wallace tree. Wallace tree has minimum input time, so it is fastest. Wallace tree takes 43.4% less time than array multiplier. So we can conclude that. Wallace < Column Bypass < Booth < Array

References

- [1]. N.Ravi, Dr.T.S.Rao, Dr.T.J.Prasad. "Performance Evaluation of Bypassing Array Multiplier with Optimized Design", International JournalOf Computer Applications (0975-8887), Vol28 No.5, pp. 3 (2011).
- [2]. Mahzad Azarmehr., "Multipliers, Algorithm And Hardware Designs", Research Center for Integrated Microsystem, 10 (2008).
- Nishat Bano, "VLSI Design of low power booth multiplier", International Journal of Scientific and Engineering Research Vol 3 [3]. issue 2, pp. 1-2(feb-2012).
- C.Krishnamacharya ,CH. Sravanthi, K. Avinash, K.V. Uma Maheswaar Rao.,"Design of low power 2-D Multiplier using Bypassing [4].
- [5]. Technique", International Journal of Innovative Research and Studies ISSN-2319-9725, pp.198 (May 2013).
- Partha Sarathi Mohanty, "Design and Implementation of low power multipliers" WILLOW project, 16, pp.26 (2009). [6]. Sumit Vaidya and Deepak Dandekar, "Delay-Power Performance Comparison of Multiplier in VLSI Circuit Design", International Journal of Computer Networks and Communication Vol2 No.4, pp.49 (July2010). [7].
- Kuan -Hung Chen and Yuan-SunChu "A low Power Multiplier with the spst" IEEE, VLSI Vol 15 No.7 July 2007. [8].
- H. Lee (A power aware scalable Pipe lines booth multiplier) in proc IEEE int. SOC Conference 2004 PP. 123-12. [9].
- [10]. Jorn Stohmann Erich Barke, "A Universal Pezaris Array Multiplier Generator for SRAM-Based FPGAs" IMS- Institute of MicroelectronicsSystem, University of Hanover Callinstr, 34,D30167 Hanover,Germany.Morris Mano, "Computer System Architecture", PP. 346-347, 3rd edition, PHI. 1993.
- Pravinkumar Parate, "ASIC Implementation of 4 Bit Multipliers", IEEE Computer society, ICETET, 2008.25. [11].
- Rajendra Katti, "A Modified Booth Algorithm for High Radix Fixed point Multiplication", Very Large Scale Integration (VLSI) [12]. Systems, IEEE Transactions, vol. 2, pp.: 522-524, Dec. 1994.

-----IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) is UGC approved Journal with Sl. No. 5016, Journal no. 49082. _____ Anju Rajput " Timing Analysis of Generic MultipliersIOSR Journal of Electronics and Communication Engineering (IOSR-JECE) 13.1 (2018): 29-38.